Search Beyond News…

M31 and Ambiq unveil TSMC N12e-based ultra-low-power Foundation IP to cut SoC power and area for edge AI

Executive summary: M31 and Ambiq announced a joint ultra-low-power Foundation IP solution on TSMC N12e to address demanding SoC power and area targets. The IP enables lower power consumption and smaller die size for edge AI chips, supporting the performance needs of IoT and AI‑edge markets and encouraging adoption of TSMC's N12e node.

Who is involved: M31 Technology, Ambiq, and TSMC (process provider).

Likely next: Licensing of the IP to SoC vendors, initial tape‑outs in 2027, and potential follow‑on collaborations for other process nodes.

M31 Technology and Ambiq have jointly released a Foundation IP portfolio optimized for TSMC's N12e process, targeting the stringent power and area constraints of edge AI system-on-chip designs. The package combines M31's silicon-proven IP blocks — including standard cells, memory compilers, and high-speed I/Os — with Ambiq's proprietary sub-threshold and near-threshold circuit techniques, which have historically enabled microcontroller-class devices to operate at microwatt levels. By co-optimizing these elements on a mature 12nm node with enhanced performance features, the collaboration aims to reduce both dynamic and leakage power while shrinking die area, a critical factor for battery-powered IoT sensors, wearables, and always-on AI accelerators. The move reflects a broader industry shift toward heterogeneous integration of specialized low-power IP on accessible process nodes, rather than pushing designs to the most advanced and costly nodes. For SoC vendors, the pre-verified Foundation IP can cut development cycles by several months and lower tape-out risk, accelerating time-to-market for edge AI products. Near-term adoption will likely focus on applications requiring continuous inference at sub-10mW power envelopes, with initial tape-outs expected within the next 12 to 18 months as design teams evaluate the IP's compatibility with their architectural targets.

What's next — scenarios

Base: limited early adoption (50%)

The IP is licensed to a handful of edge‑AI chipmakers, resulting in modest revenue for M31 and Ambiq.

Upside: widespread adoption (30%)

Multiple SoC designers adopt the IP, leading to several design wins and accelerated uptake of TSMC N12e in AI‑edge markets.

Downside: limited uptake (20%)

Few licensees sign on, and the collaboration yields minimal market impact, prompting the partners to revisit the IP strategy.

Timeline

Analysis — what this means

Sectors affected

Historical parallels

Key entities

Sources

Related cases

Browse the full archive →